abstraction is when you don't want your parent class to be assigned memory you just want it to act as a blueprint for the childclass.In system verilog you do it my using virtual keyword in front of class while defining it.